A Performance Optimization Method by Gate Resizing Based on Statistical Static Timing Analysis
نویسندگان
چکیده
This paper discusses a gate resizing method for performance enhancement based on statistical static timing analysis. The proposed method focuses on timing uncertainties caused by local random fluctuation. Our method aims to remove both over-design and under-design of a circuit, and realize highperformance and high-reliability LSI design. The effectiveness of our method is examined by 6 benchmark circuits. We verify that our method can reduce the delay time further from the circuits optimized for minimizing the delay without the consideration of delay fluctuation. key words: statistical static timing analysis, static timing anal-
منابع مشابه
Complexity Of Minimum-Delay Gate Resizing
Gate resizing for minimum circuit delay is a fundamental problem in the performance optimization of gate-level circuits. In this paper , we study the complexity of two diierent minimum-delay gate resizing problems for combinational circuits composed of single-output gates. The rst problem is that of gate resizing for minimum circuit delay under the load-dependent delay model. The second problem...
متن کاملPower Distribution Network Optimization for Timing Improvement with Statistical Noise Model and Timing Analysis
We propose an optimization method for power distribution network that explicitly deals with timing. We have found and focused on the facts that decoupling capacitance (decap) does not necessarily improve gate delay depending on the switching timing within a cycle and that power wire expansion may locally degrade the voltage. To resolve the above facts, we devised an efficient sensitivity calcul...
متن کاملParameterized Block-Based Non-Gaussian Variational Gate Timing Analysis
As technology scales down, timing verification of digital integrated circuits becomes an extremely difficult task due to the gate and wire variability. Therefore, statistical timing analysis (denoted by σTA) is becoming unavoidable. In this paper, two new approaches for doing statistical gate timing analysis for Gaussian and non-Gaussian sources of variation in block-based σTA are presented. To...
متن کاملCriticality Aware Latin Hypercube Sampling for Efficient Statistical Timing Analysis
Process variation is a major concern in the semiconductor industry today. Probabilistic statistical static timing analysis (SSTA), where random variables are used to represent arrival times, has been proposed as a method to address this challenge. However, there are a number of modeling and accuracy difficulties associated with probabilistic SSTA analysis and optimization methods, such as how t...
متن کاملTiming Optimization through Pipelining And
In this paper, we consider the use of a limited pipelining scheme in conjunction with a gate resizing technique to improve the optimal clock speed of a combinational logic block. Gate resizing is restricted to a small subset of the circuit, and target gates are identiied using a delay sensitivity metric introduced here. 1 Abstract In this paper, we consider the use of a limited pipelining schem...
متن کامل